## COMPUTER NETWORK AND COMPUTER READABLE MEDIUM

Publication number: JP2002366533

Publication date: 2002-12-20

Inventor: SUZUOKI MASAKAZU; YAMAZAKI TAKESHI

Applicant: SONY COMP ENTERTAINMENT INC

Classification:

- international:

G06F15/16; G06F9/44; G06F9/50; G06F15/177; G06F15/80; H04L29/06; H04L29/08; G06F15/16; G06F9/44; G06F9/46; G06F15/76; H04L29/06;

G06F9/44; G06F9/46; G06F15/76; H04L29/06; H04L29/08; (IPC1-7): G06F15/16; G06F9/44; G06F15/177

G06F15/177

- European: G06F9/46A4M; H04L29/06; H04L29/08N9

Application number: JP20020079356 20020320 Priority number(s): US20010816004 20010322 Also published as:

W002077845 (A1)
EP1370968 (A1)
US7233998 (B2)
US2007166077 (A1)
US2007168538 (A1)

more >>

Report a data error here

## Abstract of JP2002366533

PROBLEM TO BE SOLVED: To provide a computer architecture and programming model for high speed processing through broardband networks. SOLUTION: The architecture employs a uniform modular structure, a common computing module and uniform software cells. The common computing modules and uniform software cells. The common computing module includes a controller, a plurality of processing units, a plurality of processing units, and processing units process programs, a direct memory access controller and a shared main memory. A synchronized system and method for the coordinated reading and writing of data to and from the shared main memory by the processing units are provided.

